ABSTRACT This paper presents a new driving scheme for active-matrix organic light-emitting diode displays. A pixel circuit based on this driving scheme was developed to compensate for the threshold voltage and mobility variations of low-temperature polycrystalline-silicon thin-film transistors (TFTs), eliminate image flickering and current-resistance voltage drops, and suit ultrahigh-definition (UHD) resolution applications. A new gate driver with a concise 6T1C structure is also proposed to realize the driving scheme in practice. Fabricated TFTs and OLEDs were measured to establish models. Simulations using these models demonstrate that the proposed pixel circuit achieves uniform OLED current regardless of undesirable influences at UHD resolution.
I. INTRODUCTION
Achieving an ultra-high-definition (UHD) resolution (3840×2160) for active-matrix organic light-emitting diode (AMOLED) displays is a mainstream goal of the display industry in the near future [1] - [3] . To develop such high-resolution AMOLED displays, high-speed operation of pixel circuits is becoming the major requirement [4] . Low-temperature polycrystalline-silicon thin-film transistors (LTPS TFTs) are recommended for pixel circuits because of their high mobility and excellent current-driving capability to support high-speed operation of display panels [5] , [6] . Nevertheless, the non-uniform electrical characteristics of LTPS TFTs among pixels, including threshold voltage (V TH ) and mobility variations, induce OLED current fluctuations, resulting in serious image mura [7] . To date, various pixel circuits compensating for V TH variations have been developed [8] - [10] , but few of these can be applied in UHD displays because they require a long programming time to detect the threshold voltage of TFTs. In 2007, Chaji and Nathan [11] proposed the parallel addressing scheme to increase the scanning speed of a panel without limiting the programming time. By dividing the compensation operation from data input operation, the pixel circuits in adjacent rows can execute the V TH compensation in parallel without signals from the data line. As a result, the distributing time of pixels in a row line for scanning, called one scan time, is only the "data input period" rather than the whole programming time, which benefits high-resolution displays requiring a short scan time. However, the driving scheme accompanies complicated circuit operations and complicated control signals in the V SS line, which causes circuit instability. Furthermore, having the OLED turned-on during the programming period in [11] would cause image flickering and deteriorate the contrast ratio of the displays. For highend AMOLED displays, the mobility variations of TFTs and the power line IR drop must be solved to realize high image quality. However, for pixel circuits using internal compensation methods, it is challenging to simultaneously support V TH compensation, mobility compensation, power line IR drop compensation, and parallel addressing scheme. Therefore, external compensation methods have received much attention recently [4] , [7] , [15] . By designing an external detecting system out of the pixel array, the various variations in pixels can be sensed and compensated for, to produce uniform OLED current. The corresponding pixel structures could, alternately, be made simpler than those adopting internal compensation methods. However, this type of driving scheme is demanding for designers, given the requirement of a heavy algorithm and complicated detecting circuit that must be highly accurate.
This work proposes a new pixel circuit with a novel driving scheme. The proposed driving scheme supports the high-speed operation of pixel circuits and is capable of compensating for the variations in threshold voltage and mobility of TFTs. The flickering phenomenon and the effects of voltage drops in the power lines can also be eliminated. A new gate driver circuit with a simple 6T1C structure was developed to generate the special signal, G[n], of the new driving scheme. For flexibility, the time interval of the two pulses in G[n] can be adjusted to provide adequate compensation time for the proposed pixel circuit. Table 1 depicts a comparison between prior methods and the proposed driving scheme. Among these methods, only the proposed driving scheme carries out high-speed operation with constant V DD and V SS , free from flickering, no requirement of extra reference line, and V TH / mobility/ V DD compensation.
II. PROPOSED PIXEL CIRCUIT OPERATION
Figs. 1(a) and 1(b) show the proposed pixel circuit and the new driving scheme, respectively. Five p-type LTPS TFTs and two storage capacitors are used, and V DD and V SS are the constant power supply and constant common electrode, which enhance circuit operation stability. The stages of the proposed driving scheme are initialization, V TH compensation, data input, and emission. For V DATA shown in Fig. 1(b duration of V TH compensation. Therefore, the V TH compensation period can be adequately designed according to designer requirement regardless of the display resolution.
The operation of the proposed pixel circuit is described as follows. 
, is larger than |V TH_T5 |. As a result, node C starts discharging according to the following equation
To obtain V SG_T5 , let V SG_T5 = Z+|V TH_T5 |, and substitute it into Eq. (1), yielding,
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Let P = 1/Z => Z = −Z 2 P , and substitute it into Eq. (2), yielding,
Therefore, P can be expressed as
where T is the discharging time and A is a constant. Substituting Eq. (4) into P = 1/Z yields,
Therefore, V SG_T5 could be expressed as
The varying voltage during the discharging time, V U , is given by
where k T5 is μ·C OX ·(W/L) T5 . Therefore, V U is dependent on k T5 involving the mobility of T5 [3] . Notably, T4 is turned on continuously during programming; consequently, the OLED can stay off to enhance the contrast ratio of displays. In the emission stage, G[n] and SCAN1[n] are high to turn off T1, T2, and T4, and SCAN2[n] is low to turn on T3. Because V SG_T5 in this stage is identical to that in the data input stage, the OLED current determined by V SG_T5 can be expressed as
According to Eq. (8), the OLED current is independent of the threshold voltage of T5 and the IR voltage drop in the power line. Moreover, as the mobility of T5 increases, k T5 and V U also increase, which suppress the rise of OLED current. As a result, the effect of the mobility variation of the TFT can be ameliorated. Additionally, there is no image flickering during programming by the turned-on T4. Fig. 1(b) can be simply generated by common gate drivers with proper timing adjustment of clocks. In contrast, the gate driver to produce the special G[n] signal needs to be newly developed with its timing, as shown in Fig. 2(a) and (b) . Fig. 2(c) shows the left side part of dual-side driving configuration for the proposed driving scheme. One row stage is composed of two gate driver circuits, including the proposed 6T1C gate driver 28 VOLUME 6, 2018 Fig. 3 shows the measured transfer characteristics of the driving TFT, which were fitted to establish TFT models (Rensselaer Polytechnic Institute model, LEVEL = 62) in an HSPICE simulator. The sub-threshold swing, on/off current ratio, threshold voltage, and field-effective mobility are 0.437 V/decade, 9.6×10 6 , −1.25 V, and 85 cm 2 /V·s, respectively. The luminance efficiency of standard fabricated OLED device is 33.63 cd/A, and its electrical characteristics are shown in Fig. 4 . It was emulated by a diode-contacted TFT of W/L = 5 µm/18 µm and a parallel capacitor of 0.5 pF. All the design parameters are listed in Table 2 . In general, the reference voltage for the driving TFT in V TH compensation is applied and held by the data line or extra reference line [10] , [13] , [14] . However, using reference voltage from data line causes a long scan time for one row, and adding extra reference line reduces the aperture ratio of pixels. In this study, although the reference voltage of the driving TFT in the V TH compensation stage, V REF [n] , is provided by the V DATA line, the operation of VOLUME 6, 2018 29 As a result, the compensation time of the proposed pixel circuit is independent of display resolution; meanwhile, the aperture ratio is not sacrificed. In real panel fabrication, it is difficult to observe how the proposed pixel circuit compensates for the V TH variations or the mobility variations exactly because the variation contribution from V TH ariations or mobility variations is ambiguous. Thus, HSPICE simulation is executed to investigate the performance of the proposed pixel circuit with these two variations. The proposed pixel circuit maintains stable current despite V TH_T5 , verifying the compensation of the threshold voltage variations. As for mobility variations, the proposed pixel circuit executes mobility compensation through sourcegate voltage discharging of T5 ( V U ) in the data input period. The mobility variations ( µ) of the driving TFT were modulated from +25% to −25%, and the threshold voltage was unvaried. With constant V REF [n] = 1 V and V data = −1.5 V, Fig. 7 shows the interdependence between V U and I OLED when the discharging time is set to 0.3 µs. According to the simulation results, a −25% variation in mobility induces a V U of 0.2680 V, and a 25% shift in mobility increases it to 0.2723 V. The corresponding I OLED still slightly decreases with TFT mobility owing to the nonlinear relationship between TFT mobility and OLED current. Namely, the proposed driving scheme cannot completely compensate for the mobility variation. In spite of the partial compensation for mobility variations, acceptable error rates of less than 2 % shown in Fig. 8(a) indicate the effective compensation for mobility variations in this work. Next, the V DD of the proposed pixel circuit was changed from 8 V to 7.5 V to imitate the voltage drop in the power line induced by parasitic loads. Fig. 8(b) displays the OLED current versus V DD drop. Different data voltages were applied to investigate the influence of a V DD drop at high, middle, and low gray 30 VOLUME 6, 2018 FIGURE 7. V U and I OLED when mobility of T5 shifts from −25% to + 25%. levels. Maximum current errors at high and low gray levels are 5.75% and 8.62% respectively, revealing an effective suppression in the current fluctuation. These results verify the compensation capability of the proposed pixel circuit under variations in TFT characteristics and power supply in AMOLED displays. The proposed gate driver circuit was simulated with the design parameters listed in Table 3 . Five-phase nonoverlapping clocks drive the proposed gate driver circuit with a clock frequency of 62.5 kHz. The resistive and capacitive loads of the row lines were set to 27 k and 167 pF to match the specifications of 15-inch LTPS UHD displays. This work adopts the dual-side driving of gate driver for loading reduction, which reduces half resistance and capacitance of a row line, becoming 13.5 k and 83.5 pF. In the simulation, the RC network comprises 20 stages of the RC circuit to emulate the realistic resistive and capacitive line loadings. Fig. 9 shows the simulated waveforms of Q[n], P[n], and the farthest node in the RC network L[n]. The output voltage swing ranges from −10 V to +20 V, and the rising time and falling time are 1.161 µs and 1.164 µs, respectively. According to the simulations, the two pulses of VOLUME 6, 2018 31 Although variations in V TH influence the output signal, the proposed gate driver works normally because the operation of the TFTs in the linear region allows larger variations in characteristics than does the operation of the driving TFT of the pixel circuit in the saturation region. To further investigate the array-mode operation of the proposed driving scheme, an 1×3 matrix with a V TH T5 of ±0.3 V was simulated, as shown in Fig. 11 . The 6T1C gate driver circuit was applied to drive the 5T2C pixel circuit, and the results show that the proposed pixel circuits in different rows successfully detect the variations in V TH T5 and maintain the corresponding V A level in the emission step. Fig. 12 demonstrates five types of G[n] and the corresponding Q[n] generated by the proposed gate driver circuit with different driving clocks. The proposed gate driver circuit can generate G TYPE1 [n], G TYPE3 [n], and G TYPE5 [n] through two-phase driving clocks (CK and XCK); G TYPE2 [n] is produced by the three-phase driving clocks (CK1, CK2, and CK3). The time interval of the two pulses in G[n] can be adjusted by adopting different driving clocks while the gate driver structure does not need to be modified. The proposed gate driver circuit could be introduced to other driving schemes that require control signals with pulses twice per frame.
III. PROPOSED GATE DRIVER OPERATION
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IV. RESULTS AND DISCUSSION
V. CONCLUSION
A novel driving scheme including a new 5T2C pixel circuit and a concise 6T1C gate driver circuit is proposed for use in AMOLED displays. With only three control signals, the proposed scheme can support high-speed operation of the panel, compensate for threshold voltage and mobility variations, and eliminate image flickering and V DD I-R drops. In addition, the proposed gate driver circuit produces a special G[n] signal in which the time interval of the two pulses can be adjusted by adopting different driving clocks. The simulated results based on fabricated devices verify the feasibility of the proposed driving scheme.
